Abstract-A new architecture is presented for a single-chip tuner for digital terrestrial television, based on existing double conversion and direct conversion topologies. The new design forms part of a mixed-signal Digital Video Broadcasting-Terrestrial (DVB-T) receiver system, employing digital signal processing at baseband to ensure minimal performance requirements for the analog circuitry. To evaluate the potential performance of this new tuner/receiver system, high-level system simulations have been performed, followed by the construction of a prototype DVB-T receiver using a custom-designed analog ASIC which integrates all analog tuner blocks (including channel filtering) on one chip. Measured results from this chip, implemented in a 20-GHz bipolar technology, show an overall third-order input referred intercept point of 116 dB V, a noise figure of 14 dB and an automatic gain control range of 71.4 dB, drawing 250 mA at a 5-V supply.
I. INTRODUCTION
W ITH THE introduction of Digital Terrestrial Television (DTT) services in many countries over the last few years, there is a demand for cheaper, smaller, higher performance RF tuners for consumer digital television (TV) set top boxes, integrated digital TVs, and mobile devices. The European system for DTT broadcasting is known as Digital Video Broadcasting-Terrestrial (DVB-T) [1] . To improve on current tuner implementations which are becoming the bottleneck preventing better receiver integration, new architectures are needed which allow single-chip tuner design.
In this paper, a mixed-signal receiver system for DVB-T is presented, incorporating a single-chip front-end RF to baseband analog tuner, and back-end digital correction and demodulation processing. The tuner chip implements a novel variation of a direct conversion architecture employing an initial upconversion stage to allow reduced local oscillator (LO) tuning range and better immunity to reverse LO leakage/spurious responses, etc., and digital signal processing (DSP) post-processing to allow relaxed specifications for the analog blocks. The chip was fabricated using a standard production bipolar process and a complete test receiver was built to demonstrate the capabilities of the proposed design in a real-world environment.
Section II summarizes the coded orthogonal frequency division multiplex (COFDM) modulation scheme used in DVB-T and introduces the system-level specifications for the receiver. Section III comments on current tuner solutions as well as possible topologies from the literature. Sections IV-VIII describe the new tuner design, including system-level simulations and circuit implementation issues for the analog and digital processing circuitry. Finally, experimental results are presented in Section IX.
II. COFDM MODULATION AND TUNER SPECIFICATIONS

A. COFDM
The COFDM modulation scheme used in DVB-T is well suited to the difficulties of a terrestrial transmission channel.
Comprehensive details of the modulation may be found in [2] and [3] . COFDM is a multi-carrier modulation, with the digital bitstream to be transmitted being broken down from one high-rate stream into many lower rate streams, each of which is transmitted on a separate carrier; using QPSK, 16-QAM, or 64-QAM constellations. The data on each carrier remains constant during the COFDM symbol period. This is equal to the reciprocal of the carrier spectral spacing, and the carriers are thus termed orthogonal, as described in [2] . They combine to form the transmitted signal, with virtually constant power within the bandwidth. Note that narrow-band interference (e.g. an analog TV vision carrier) has minimal effect since only a small number of carriers are affected, leaving the remaining data untouched.
B. Terrestrial Transmission Channel
As is well known, the terrestrial TV RF transmission channel (VHF/UHF bands) is a particularly hostile environment, due to multipath distortion (including time domain echoes and frequency domain in-band fading effects), thermal noise, wide input dynamic range, and high-level adjacent and co-channel interference. The presence of existing analog TV transmissions is a serious complication-these are at a high relative power and often occupy the adjacent channel to the wanted digital signal.
Thus, any RF tuner for use with DTT must satisfy very demanding performance specifications. For this work, the target environment is based on that found in the U.K., which is typical of many countries and where the world's first DTT broadcasts began. PAL (system I) and DVB-T signals frequently occupy adjacent channels and the PAL-I vision carrier can be up to 35 dB relative to the wanted DVB-T signal in this case (other PAL-I signals can be up to 46 dB higher). Fig. 1 shows a typical TV spectrum, based on the off-air transmissions in London. 
C. DVB-T Tuner Performance Requirements
III. TUNER SOLUTIONS
Little innovation has yet been applied to the tuner for consumer products, and current designs are largely based on those used for decades in analog TV tuners. Two types of superheterodyne architecture are predominantly in use-single conversion and double conversion.
Both of these architectures suffer from the well-known problem of the image channel, which must be suppressed by filtering at RF. The wanted channel is selected at a fixed IF from among the high-level interferers using typically a dual surface acoustic wave (SAW) filter arrangement. Both the RF and IF filters must be off-chip components to achieve the required performance. This requirement makes these topologies totally unsuited to a fully integrated single-chip tuner design.
Many architectures for RF-to-baseband conversion aiming at increased levels of system integration have been proposed in the literature [5] - [13] . The majority of these have focused on mobile wireless communications applications (e.g. GSM, DECT, WLAN).
IV. DZIF TUNER
A. Design Concepts and Prior Art
The concept of the single-chip tuner design presented in this paper is based on attempting to capture the advantages and eliminate the disadvantages of some existing architectures. The aim has been to exploit the suitability of zero-IF systems for full integration, but avoid or reduce the problems they experience in a TV tuner; specifically, time-varying dc offset (LO re-radiation), wide LO tuning range, good quadrature matching requirements, and high-order selective on-chip filters. An additional and important concept was to allow extensive design reuse in the analog circuitry, by using extra DSP prior to standard demodulation to ensure that the requirements placed on each analog component were not too severe. Fig. 2 shows the proposed system. As its name suggests, the double conversion with zero second IF (DZIF) system is a combination of a double conversion superheterodyne and a zero-IF tuner. It is similar in structure to that proposed in [10] and [11] , with a high rather than a low first IF. In [10] , only one tuneable oscillator is required, whose frequency is divided down to drive the quadrature downconversion mixers. The tuning range of this oscillator is only small due to the input band of the pager system in question being 3-MHz wide centered at 930.5 MHz. Therefore, downconversion to a low IF is an achievable approach.
In [11] , the first IF is again low compared to the input band, and this band is in fact fixed at 5.2 GHz, also requiring very minimal tuning range for the LO (which is set to 2.6 GHz and also used to drive the downconversion mixers), if any.
Neither of these architectures employ additional back-end digital processing to help deal with / errors, and they do not need to cover a very large input frequency range with a limited tuning range tuneable oscillator. To deal with this range, the DZIF architecture uses a high first IF relative to the wanted band, thus reducing the required tuning range of the VCO, with the second LO being separately generated but at a fixed frequency.
Using the DZIF architecture, a single-chip analog tuner can be realized with a bare minimum of external components. The required digital processing may in principle be fully integrated onto a single digital chip. In future design generations, it may also be possible to combine the analog and digital processing into one mixed-signal chip.
B. System Operation
1) RF Processing:
The incoming VHF/UHF signal is amplified by a low noise amplifier (LNA) with variable gain. The gain is controlled via detection and optimization of the signal level at the first IF. The optimum level here is chosen with both distortion and noise considerations in mind.
The signal from the LNA is then fed broad-band into the first mixer/oscillator (LO1), and the wanted channel is upconverted to ahigh fixedfirstIF.The LOisthustuneable,andhighsidedmixing is used. As previously noted, this upconversion process will reduce the required tuning range of LO1, and any image channel will be at a very high frequency, well outside the bandwidth of the system. Further, the LO frequency will itself be out of band, and so the LO re-radiation problem present in zero-IF systems will be mitigated. Finally, the second and/or third harmonic of the LO will lie far out of band, so will not mix unwanted TV channels to the IF. Clearly, the upconversion mixer circuit is required to have very high linearity to handle the broad-band signal.
The IF signal is now broad-band quadrature downconverted to 0 Hz by LO2, a fixed-frequency oscillator. Subsequent digital correction allows a very modest quadrature phase accuracy (Section IV-B3). Hence, implementation of LO2 on chip is less of a problem. The downconversion mixer must have very good output second-order distortion metrics in order to minimize interference to the 0-Hz centered signal. DC offsets will be present at the mixer outputs (now no longer dependent on LO re-radiation), due to crosstalk between the LO and signal mixer ports and circuit factors such as transistor mismatch. In a COFDM system, ac coupling can be applied (having the same effect as narrow-band fading, which is well tolerated by COFDM). In this first generation design of the DZIF tuner chip, ac coupling is used for reasons of design simplicity during the concept prover stage.
2) Baseband Processing: At baseband, the incoming TV band is still largely unfiltered. The and channels individually carry a spectrum occupying one half a channel bandwidth. Fairly high gain is necessary at baseband, including externally controlled automatic gain control (AGC). Absolute matching of the gain between and paths is noncritical due to digital post-processing (Section IV-B3).
Prior to digitization by the analog-to-digital converter (ADC), coarse channel select (or anti-alias) filtering is required. In the DZIF system, unlike standard zero-IF, any unwanted adjacent channel will not be fully blocked by these filters. In order to ease their design and hence their integration, they are specified as low (sixth) order with no finite transmission zeros. Clearly, the filter response and ADC dynamic range may be traded off against each other-the dual ADC must convert any remaining unwanted channel energy without distortion, along with the wanted signal.
3) Digital Processing: The DZIF system relies on the use of extra DSP on the and signal paths, prior to application to standard demodulation circuitry. This includes a dual ADC (well matched), sampling at 18.286 MHz (standard for current hardware) to accommodate wanted and unwanted channels at the analog chip output. Once in the digital domain, the unwanted adjacent channel can be removed by on-chip digital low-pass filters (simple finite impulse response type).
Correction of the imperfect and matching in the tuner chip is now performed. Whereas in previous architectures, such as [13] , the interference caused is minimized by increasing the accuracy of the analog blocks such as the LO and mixer, in the DZIF system a digital quadrature error correction block is used to attempt to cancel out this distortion. In theory, frequency-independent gain and phase mismatch may be completely removed without the requirement for perfect matching in the analog front-end. Amplitude correction via digital AGC is straightforward, however, the phase correction is likely to require an adaptive algorithm of some sort, e.g., a decorrelator or bit-error rate (BER) optimizer. 
V. SYSTEM-LEVEL SIMULATION
Prior to fabrication of a test chip for the DZIF tuner, extensive simulations were carried out at the system level. These simulations allowed the design to be developed both through theoretical equations and also through simple evaluation of the effect of various tuner block parameter changes on the overall system performance. Therefore, at the completion of the design phase, high confidence was possible in the potential of the receiver to meet the top-level specifications.
For full-system simulation, a complete model of the tuner/receiver was used, created using MATLAB and Simulink [14] . The analog components were simulated in Simulink using custom-designed components which modeled the noise and nonlinearity of real circuits. (For more details of the simulations and the models, refer to [15] and [16] .) The results from these simulations for the signal-to-noise ratio (SNR) and BER are shown in Fig. 3 .
VI. ANALOG CIRCUIT REALIZATION
This section describes the circuit implementation of the analog components in the DZIF tuner/receiver system of Fig. 2 . All of the analog blocks are integrated onto a single chip, which requires only external ac coupling capacitors and LO tank circuitry. The digital circuitry for the prototype test receiver is implemented as a programmable logic device combined with an off-the-shelf COFDM demodulator/decoder chip. These blocks are further described in Section VII. Fig. 4 shows the complete system implemented on chip, indicating external control lines and components, many of which were included purely for testing purposes. Fig. 5 shows a photograph of the chip active area, which is 4220 3790 m or nearly 16 mm . However, note that the layout includes a significant amount of white-space area, due to the available package size. The actual active area, not including white space, is approximately 13 mm .
The chip was fabricated in Zarlink's production bipolar process. The process is a double polysilicon noncomplementary process with a minimum device emitter width of 0.6 m and a peak of around 20 GHz. The process is well characterized, with three metal layers, inter-metal nitride capacitors, and polysilicon resistors. Fig. 6 shows a simplified schematic of the LNA design (which also incorporates the RF AGC function). The circuit uses a parallel common-base (CB) common-emitter (CE) architecture. This topology, rather than a standard differential pair, for example, is used due to its single-ended input, and because the input impedance is set by the resistor RE, in series with the small-signal emitter resistance of the CB device. Therefore, no external matching networks are needed to achieve a broad-band 75-input impedance. The load circuit for the amplifier allows control of the cell gain, thereby implementing the required RF AGC function. Fig. 7 shows the simplified schematic of the mixer topology employed for all the mixers in the chip. The design is a standard doubly-balanced Gilbert cell [17] .
A. Low Noise Amplifier
B. Mixers
C. Local Oscillators
The local oscillator used to upconvert the RF signal to the high IF is a standard (and proprietary) part, and comprises a VCO, frequency synthesiser, and external tank circuit. The tuning range required is less than one octave, at 1.25
2.06 GHz. The phase noise of this LO dominates the overall phase noise of the tuner, due to the fact that LO2 is a Fig. 9 . g -C implementation of ladder filter.
fixed-frequency oscillator and can therefore operate with much better phase noise. An adequate target value for the overall phase noise is 87 dBc/Hz at a 10-kHz offset.
The LO which drives the quadrature downconversion mixers is a fixed-frequency oscillator with two outputs nominally 90 out of phase. This phase accuracy is controlled externally for testing purposes.
D. Baseband Amplifiers
The baseband circuitry in the DZIF chip includes a number of fixed-gain differential-to-differential amplifiers (Fig. 8) . They are used both as the filter preamplifiers and as part of the postfilter AGC chain. The AGC amplifiers shown in Fig. 4 are identical in structure to the fixed-gain versions, but with currentsteering long-tailed pairs (LTPs) in the load circuit (just as used for the LNA design).
E. Chebychev Low-Pass Filters
The baseband adjacent channel filters are key components of the system, as they provide the only channel selectivity in the analog section.
1) Prototype Filter Design:
With the desire to obtain a filter with a low sensitivity to component mismatch (so that the and filters will be well matched), it followed to use a ladder filter prototype as the basis for the design (well known to show low sensitivity to variations in component values). The system specification calls for sixth-order Chebychev filters with 0.5-dB passband ripple and a nominal 4.1-MHz cutoff frequency, for which the prototype ladder component values may be readily obtained via suitable software design packages or filter lookup tables.
2) Filter Implementation: Fig. 9 shows a block diagram of the -implementation of the ladder filter, using fully differential circuitry and floating capacitors (in order to minimize the total required capacitance and, hence, area). Each of the -blocks has an ideal transfer function of . Hence, either or may be varied to alter the integrator characteristics and, hence, the filter transfer function. It is desirable to fix all values of to the same capacitance to ensure a regular structure. However, it is also desirable to maintain equal values, in order to ensure equal bias currents/resistor values and, hence, achieve good matching between transconductor blocks. For this filter design, is fixed and the resulting spread of values is acceptable.
Another requirement for the filters is a high dynamic range, in order to cope with the high-level interferers expected in the input signal. It can be shown [18] that the dynamic range of a filter is fundamentally dependent on the total capacitance . It is desirable to use as large a value of as possible, and thus large values for , for a given filter transfer function in order to maximize the achievable filter dynamic range. Unfortunately, as mentioned above, capacitance comes at the cost of chip area. In the proposed filter, which is sixth order, there will be six integrators, and this application requires two matched filters, so there will be twelve integrators in all. Another issue is that large implies large ; for degenerated LTP amplifier stages, this leads to worse linearity but better noise figure.
Since, at the frequencies of interest, it should be easier to achieve high linearity than good noise figure, the choice was made to maximize the capacitance as far as was practical. Choosing pF gives a total capacitance of 120 pF for the two filters.
3) Transconductor Design: With the filter designed at the top level, it is necessary to design a transconductor circuit with appropriate linearity, signal handling, values, and noise performance. Consideration of the system requirements shows that the cells must achieve a third-order linearity of 142 dB V [third-order input referred intercept point (IIP3)] and a noise figure of 29 dB (referred to 75 ), leading to a distortion free dynamic range (DFDR) of approximately 57 dB [19] . Nominal values for vary from 150 to 300 S. Fig. 10 shows the topology of the -stage. This topology is chosen for its ease of tuning, n-p-n-only construction (only lateral p-n-p's were available), very high linearity, defined dc operating point, and high-input/low-output impedance properties.
VII. DIGITAL CIRCUIT REALIZATION
Although for a final product the digital processing required in the DZIF system would be implemented on the same integrated circuit as the rest of the digital demodulation functions, for the prototype test receiver a separate "glue logic" board was designed using two field programmable gate array (FPGA) devices which provided all of the functionality required. Fig. 11 shows a block diagram of the digital functions which must be implemented by the two FPGAs (using more than one device allows maximum flexibility during testing).
A. FPGA Blocks 1) Input DC Removal Block:
Any remaining dc offset in the and signal paths must be removed prior to the correction and filtering functions, so that the full dynamic range of the digital system is utilized and to avoid the creation of a 4.571-MHz tone at the digital-to-analog converter (DAC) output, and also to ensure that the / mismatch correction block operates correctly.
2) ACI Suppression Filters: These are finite impulse response (FIR) filters which reject any remaining unwanted adjacent channel energy. The and filters are, of course, identical. The filters are 31-tap filters with a cutoff of 4 MHz and a stop-band attenuation of at least 40 dB. For full details of the filter structure and implementation, see [20] .
3) RMS Level Adjust: The and channel amplifiers in FPGA2 provide variable gains which adjust the rms level of the and COFDM signals such that both are equal and at a programmed target level. This equalizes the / amplitude mismatch, correcting the analog inaccuracies. It is straightforward to achieve better than 45-dB suppression of unwanted crosstalk due to amplitude mismatch.
4) Quadrature Phase Correction:
This block removes the broad-band phase error introduced by the nonideal analog quadrature oscillator (LO2) and mismatched baseband components in the DZIF chip. Correction of such frequency-independent effects is straightforward using the structure shown in Fig. 12 .
5) Complex Multiplier:
The corrected / signal is now upconverted to the standard IF of 4.571 MHz, where the signal becomes purely real. This output is then in the correct format for the demodulator module, and is therefore suitable for driving the DAC. Fig. 13 shows a block diagram of the prototype DZIF receiver system that was built to allow experimental measurements to be taken. The receiver comprised an RF board including the analog tuner chip and associated external components, the FPGA board, and the ADC, DAC, and COFDM demodulator/decoder boards. Finally, a set top box was used to decode the MPEG-2 transport stream for display of the TV program. Standard test signal generators, or for off-air tests a 50-cable from a rooftop antenna, were used as the source for the RF input.
VIII. TEST SYSTEM REALIZATION
IX. EXPERIMENTAL RESULTS
The primary results of interest are the BER and SNR delivered by the receiver under various reception conditions-for example, at low and high signal levels, with a multipath transmission channel, and with various levels of unwanted interference. However, characterization of the analog chip in particular was also carried out to check how well the real silicon matched up to the design targets.
A. Analog Chip Measurements
Full tests were performed on the chip to examine noise, linearity, gain, and bandwidth performance. In general, the results showed that the design specification was met. A brief summary follows. Fig. 14 shows the return loss of the RF input which is better than 16 dB, showing a good broad-band input match to 75 . Fig. 15 shows the measured chip gain across the baseband frequencies, showing the Chebychev filter passband response in detail, which can be seen to match up very well with the designed sixth-order response. Finally, Table II shows a summary of the key performance metrics for the complete chip, showing comparisons with simulated and design target values. Note that the "RF," "BB," and "filter" columns refer to measurement of the RF, baseband, and filter sections of the chip in isolation. It can be seen that in general the measured performance of the chip matches up with the required targets. The main discrepancy between the measured and simulated target values is that the system noise figure is 6 dB higher than expected, due to an increased RF-section noise figure. On investigation, this noise figure variation was found to be due to an unfortunate simulation error during the transistor level circuit design phase-essentially, the mixer cells were optimized for the incorrect source impedance, and were thus implemented with a noise figure of 6 dB higher than the target specs. Although this error leads to a somewhat disappointing noise performance, it can be corrected through re-optimization of the mixer circuitry at the expense of a slightly higher power consumption. This has been verified through simulation, and we are therefore confident that the target specs can be met using this architecture, and that the complete receiver system will work as designed.
The total power consumption for the chip was 250 mA at 5-V supply, and the total active die size was approximately 13 mm . Note that a restricted time scale led to no significant effort being made to minimize power consumption. Since this chip was intended as a functional prototype and concept prover only, this approach was justified. Future development of the chip will address the issue of reducing power consumption, consistent with one of the main drivers behind increasing system integration.
B. Full Receiver Measurements
The DZIF prototype receiver was tested to evaluate its performance compared to the system target specifications, and relative to published test parameters and a standard off-the-shelf tuner/receiver. The standard U.K. tests employ either a single DTT channel, or both a DTT and a PAL-I channel. Fig. 16 shows the output of the DAC, which contains a single COFDM channel 1) Receiver SNR: Fig. 17 shows measurements taken for comparison with the simulated results presented in Fig. 3, i. e., BER and SNR over a range of signal powers for a 64QAM, code rate 3/4, guard interval 1/32 COFDM signal (only this wanted signal is applied to the tuner input). The effect of the RF AGC can be seen to simply shift the characteristic along the power axis, as expected. Note that the estimated implementation margin of the channel equalizer in the demodulator chip is only 1.3 dB, based on the theoretical required SNR of 18 dB for QEF reception in this mode [1] . This is less than the 2.5 dB assumed during design. QEF operation is possible for a single channel DVB-T input over a range of approximately 70 to 17 dBm. The maximum possible SNR (i.e. the receiver noise floor) is approximately 27 dB. This value is somewhat lower than designed, mainly due to the effect of the test system construction whereby the signal is quantized twice in order to employ standard demodulation hardware.
2) PAL-I Adjacent Channel Protection Ratio: Measurement techniques recommended by the Digital Television Group (DTG) define the adjacent channel PAL-I protection ratio as the ratio of the wanted signal total power to the unwanted signal peak-sync power when the system BER is degraded to the QEF BER, and the PAL-I peak-sync power is 25 dBm at the tuner input (although 15 dBm was used in the DZIF Table III.  Table IV shows the measured protection ratios for adjacent channel PAL interferers. Recall that the system design target was 35 dB, as specified in [4] , [21] , and [22] . Clearly, the DZIF receiver can in general achieve this performance. Further measurements confirmed that similar performance was possible as the input levels were reduced in step with the RF gain being increased over the 22-dB RF-AGC range.
3) DVB-T Adjacent Channel Protection Ratio Measurements: Similarly for the PAL-I adjacent channel measurements, the DTG defines the protection ratio for an adjacent channel DVB-T interferer to be the ratio of the wanted to unwanted signal power when the receiver BER is degraded to the QEF BER, and the interferer is at a level of 35 dBm (again a high power, 20 dBm, was used in the DZIF tests). Table V shows the measured protection ratios for adjacent channel DVB-T interferers. Until recently, the adjacent channel DVB-T performance of receivers has not received much attention compared to the PAL-I case. However, the broad-band power characteristic of the DVB-T signal can be more problematic in fact than the more narrow-band PAL carriers. Recent specifications for DVB-T broadcast systems have taken 30 dB [22] and 25 dB [4] , [21] as the required protection ratio for an adjacent channel DVB-T interferer.
4) PAL-I Protection Ratio
Measurements: Recent specifications [21] , [22] for the protection ratio for (and greater) channels is 46 dB for a PAL-I interferer. At the time of design, however, the available specification was for 35 dB, and this is the target performance for the receiver. In fact, measurements for adjacent channels in all locations across the band showed a typical protection ratio of 37 dB.
5) DVB-T Protection Ratio Measurements:
At the time of design for the DZIF system, there was not an available target specification for this parameter. Therefore, the tuner was designed for a protection ratio of 35 dB, as for the PAL-I case. Recently, [21] and [22] have quoted a protection ratio of 40 dB for unwanted DVB-T interferers. Typical results for protection ratio across the band were 37 dB, meeting the design specification.
Note that it is expected that in future generations of the design, it will be possible to meet the most up-to-date specifications for unwanted channel protection ratio.
6) Off-Air Reception Measurements: As an exercise to verify that the prototype tuner can indeed operate under true reception conditions, off-air signals were received and a comparison was carried out with an off-the-shelf tuner, which was also used with the same demodulator/decoder hardware. This tuner is based on a classical double-conversion superheterodyne architecture. The location of the test lab in Swindon, U.K., allowed reception of signals from two transmitting sites, Oxford and Mendip. In general, the received analog transmissions were approximately 25-30 dB above the digital signals at the tuner inputs.
The results showed that although the prototype DZIF receiver was a few decibels noisier than the production tuner (as expected from previous measurements), it was capable of receiving equivalent signals with otherwise equivalent performance. This result is valuable in that it shows that the DZIF system can operate successfully in real-world reception conditions.
X. CONCLUSION
This paper has introduced a new type of DTT tuner aimed at allowing a very highly integrated solution for a DVB-T receiver front-end. The DZIF mixed-signal tuner receiver system has been proposed and designed at the system level, employing high-level simulations to determine initial block parameters and to evaluate the potential performance.
The realization of a complete prototype DVB-T receiver employing the DZIF tuner has allowed a thorough evaluation of the potential performance of the approach in a real-world environment. This receiver included a custom-designed analog integrated circuit which implements all the front-end analog RF and baseband functions of the tuner architecture on a single chip. The additional digital processing can be integrated on the same chip as existing demodulation hardware. This extra DSP has been used to allow the relaxation of many specifications for the analog circuit blocks, thus enabling easier integration and extensive design reuse to reduce time to completion.
Results for the receiver based on industry standard tests have shown that the new tuner should be able to deliver the necessary performance in terms of selectivity and SNR, for example. Table VI shows a brief summary of the receiver performance. Future generations of the design can move toward a one-or two-chip solution for all the receiver functionality from RF input to MPEG-2 transport stream output.
